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[571 ABSTRACT 
Single substrate device is formed to have an image acquis- 
tition device and a controller. The controller on the substrate 
controls the system operation. 
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CM OS ACTIVE PIXEL SENSOR TYPE 
IMAGING SYSTEM ON A CHIP 
This is a continuation-in-part of U.S. patent application Ser. 
No. 081558,521, filed Nov. 16,1995, which is a continuation 
of U.S. patent application Ser. No. 081188,032, filed Jan. 28, 
1994, now U.S. Pat. No. 5,471,515, and additionally claims 
priority to U.S. Provisional application No. 601010,678 
having a filing date of Jan. 26, 1996. 
ORIGIN 
The invention described herein was made in performance 
of work under NASA contract and is subject to the provi- 
sions of Public Law 96-517 (35 USC 202) in which the 
contractor has elected to retain title. 
FIELD OF THE INVENTION 
The present invention relates to a single chip imaging 
sensor. 
BACKGROUND AND SUMMARY OF THE 
INVENTION 
Imaging technology is the science of converting an image 
to a signal indicative thereof. Imaging systems have broad 
applications in many fields, including commercial, 
consumer, industrial, medical, defense and scientific mar- 
kets. 
The original image sensors included an array of photo- 
sensitive elements in series with switching elements. Each 
photosensitive element received an image of a portion of the 
scene being imaged. That portion is called a picture element 
or pixel. The image obtaining elements produce an electrical 
signal indicative of the image plus a noise component. 
Various techniques have been used in the art to minimize the 
noise, to thereby produce an output signal that closely 
follows the image. 
Size minimization is also important. The development of 
the solid state charge coupled device (“CCD”) in the early 
1970’s led to more compact image systems. CCDs use a 
process of repeated lateral transfer of charge in an MOS 
electrode-based analog shift register. Photo-generated signal 
electrons are read after they are shifted into appropriate 
positions. However, the shifting process requires high fidel- 
ity and low loss. A specialized semiconductor fabrication 
process was used to obtain these characteristics. 
CCDs are mostly capacitive devices and hence dissipate 
very little power. The major power dissipation in a CCD 
system is from the support electronics. One reason for this 
problem is because of the realities of forming a CCD system. 
The specialized semiconductor fabrication process 
alluded to above is not generally CMOS compatible. Hence, 
the support circuitry for such a CCD has been formed using 
control electronics which were not generally CMOS com- 
patible. The control electronics have dissipated an inordinate 
percentage of the power in such imaging devices. For 
example, CCD-based camcorder imaging systems typically 
operate for an hour on an 1800 mA-hr 6 V NiCad recharge- 
able battery, corresponding to 10.8 W of power consump- 
tion. Approximately 8 watts of this is dissipated in the 
imaging system. The rest is used by the tape recording 
system, display, and autofocus servos. 
Space-based imaging systems often have similar prob- 
lems. The space based systems operate at lower pixel rates, 
but with a lower degree of integration, and typically dissi- 
pate 20 watts or more. 
2 
The CCD has many characteristics which cause it to act 
like a chip-sized MOS capacitor. The large capacitance of 
the MOS device, for example, requires large clock swings, 
AV, of the order of 5-15 V to achieve high charge transfer 
s efficiency. The clock drive electronics dissipation is propor- 
tional to CAV’f, and hence becomes large. In addition, the 
need for various CCD clocking voltages (e.g. 7 or more 
different voltage levels) leads to numerous power supplies 
with their attendant inefficiencies in conversion. 
Signal chain electronics that perform correlated double 
sampling (“CDS”) for noise reduction and amplification, 
and especially analog to digital converters (ADC), also 
dissipate significant power. 
The inventors also noted other inefficiencies in imaging 
systems. These inefficiencies included fill factor 
inefficiencies, fixed pattern noise, clock pick up, temporal 
noise and large pixel size. 
Active pixel sensors, such as described in U.S. Pat. No. 
2o 5,471,515, the disclosure of which is incorporated by ref- 
erence herein, use special techniques to integrate both the 
photodetector and the readout amplifier into the pixel area or 
adjacent the pixel area. This allows the signal indicative of 
the pixel to be read out directly. These techniques have 
25 enabled use of a logic family whose fabrication processes 
are compatible with CMOS. This has enabled the controlling 
circuitry to be made from CMOS or some other low power- 
dissipating logic family. 
The inventors of the present invention have recognized 
30 techniques and special efficiencies that are obtained by 
specialized support electronics that are integrated onto the 
same substrate as the photosensitive element. Aspects of the 
present invention include integration, timing, control 
electronics, signal chain electronics, A/D conversion, and 
35 other important control systems integrated on the same 
substrate as the photosensitive element. 
It is hence an object of the present invention to provide for 
the integration of an entire imaging system on a chip. 
10 
40 BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a basic block diagram of a CMOS active 
FIG. 2 shows a graph of typical APS quantum efficiency; 
FIG. 3 shows the block diagram of the overall chip 
FIGS. 4A and 4B show the timing diagrams for photogate 
FIG. 5 shows a schematic of the active pixel sensor unit 
FIG. 6 shows a timing diagram for setup and readout; 
FIG. 7 shows a drawing of an actual layout of the pixel 
FIG. 8 shows a block diagram of a CMOS APS chip; and 
FIG. 9 shows an exemplary pixel layout. 
pixel circuit; 
45 
including drivers and controlling structures; 
operation and photodiode operation, respectively; 
cell and readout circuitry; 
and control circuitry; 
5s 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
60 
An active pixel sensor is herewith described with refer- 
ence to FIGS. 1-4. 
A block diagram of a CMOS active pixel circuit is shown 
in FIG. 1.  The device has a pixel circuit 150, and a column 
Incident photons pass through the photogate (“PG’) 100 
in the pixel circuit 150 and generate electrons which are 
65 circuit 155. 
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integrated and stored under PG 100. A number of the pixel 
circuits are arranged in each row of the circuit. One of the 
rows is selected for readout by enabling the row selection 
transistor 102 (“RS”). 
In the preferred embodiment, the floating diffusion output 
node 104 (“FD”) is first reset by pulsing reset transistor 
(“RST”) 106. The resultant voltage on FD 104 is read out 
from the pixel circuitry onto the column bus 112 using the 
source follower 110 within the pixel. The voltage on the 
column bus 112 is sampled onto a first holding capacitor 114 
by pulsing transistor SHR 116. This initial charge is used as 
the baseline. 
The signal charge is then transferred to FD 104 by pulsing 
PG 100 low. The voltage on FD 104 drops in proportion to 
the number of photoelectrons and the capacitance of FD. 
The new voltage on the column bus 112 is sampled onto a 
second capacitor 118 by pulsing SHR 120. The difference 
between the voltages on first capacitor 114 and second 
capacitor 118 is therefore indicative of the number of 
photoelectrons that were allowed to enter the floating dif- 
fusion. 
The capacitors 114, 118 are preferably 1-4 pf capacitors. 
All pixels on a selected row are processed simultaneously 
and sampled onto capacitor at the bottom of their respective 
columns. The column-parallel sampling process typically 
takes 1-10 p e c ,  and preferably occurs during the so-called 
horizontal blanking interval of a video image. 
Each column is successively selected for read-out by 
turning on column selection p-channel transistors (“CS”) 
130. The p-channel source-followers 122,124 in the column 
respectively drive the signal (SIG) and horizontal reset 
(RST) bus lines. These lines are loaded by p-channel load 
transistors which can be sent directly to a pad for off-chip 
drive, or can be buffered. 
Noise in the sensor is preferably suppressed by the 
above-described correlated double sampling (“CDS”) 
between the pixel output just after reset, before and after 
signal charge transfer to FD as described above. The CDS 
suppresses kTC noise from pixel reset, suppresses lif noise 
from the in-pixel source follower, and suppresses fixed 
pattern noise (FPN) originating from pixel-to-pixel variation 
in source follower threshold voltage. 
The inventors found, however, that kTC noise may be 
reintroduced by sampling the signal onto the capacitors 114, 
118 at the bottom of the column. Typical output noise 
measured in CMOS APS arrays is of the order of 14Ck170 
pVie-, corresponding to noise of the order of 13-25 elec- 
trons r.m.s. This is similar to noise obtained in most com- 
mercial CCDs, through scientific CCDs have been reported 
with read noise in the 3-5 electrons rms. 
Typical biasing for each column’s source-follower is 10 
pA. This permits charging of the sampling capacitors in the 
allotted time. The source-followers can then be turned off by 
cutting the voltage on each load transistor. 
The sampling average power dissipation P, corresponds 
to: 
P,=n I V d 
where n is number of columns, I is the load transistor bias, 
V is the supply voltage, and d is the duty cycle. Using 
n=512, I=pA, V=5 V and d=10%, a value for Ps of 2.5 mW 
is obtained. 
A load current of 1 mA or more is needed to drive the 
horizontal bus lines at the video scan rate. The power 
dissipated is typically 5 mW. 
4 
Quantum efficiency measured in this CMOS APS array is 
similar to that for interline CCDs. A typical response curve 
is shown in FIG. 2. The inventors noticed from this that the 
quantum efficiency reflects significant responsivity in the 
s “dead” part of the pixel; the part containing the readout 
circuitry rather than the photogate collector. The responsive- 
ness was measured by intra-pixel laser spot scanning. 
The inventors postulate the following reason. The tran- 
sistor gate and channel absorb photons with short absorption 
i o  lengths (i.e. blueigreen). However, longer wavelength pho- 
tons penetrate through these regions. The subsequently- 
generated carriers diffuse laterally and are subsequently 
collected by the photogate. 
Thus, despite a fill factor of 25%-30%, the CMOS APS 
is achieves quantum efficiencies that peak between 30%-35%, 
in the red and near infrared. Microlenses are preferably 
added to refract photoelectrons from the dead part to a live 
part and hence improve quantum efficiency. 
An important feature of the system described herein is the 
20 integration of on-chip timing and control circuits within the 
same substrate that houses the pixel array and the signal 
chain electronics. A block diagram of the chip architecture 
is shown in FIG. 3. 
The analog outputs VS-out (signal) and VR-out (reset) 
zs are as described above. The digital outputs include FRAME 
and READ. Most of the inputs to the chip are asynchronous 
digital signals, as described herein. 
The chip includes a pixel array 300, which is driven by 
on-chip electronics. Timing and control circuit 302 drives 
30 row electronics 310, and column electronics 320. 
The control circuits can command read-out of any area of 
interest within the array. Row decoder 312 controls row 
drivers 314 which can select a certain row for readout. A 
specific row is selected by entry of a row value 316 which 
3s is output from timing and control 302. Row value 316 is 
stored in latch 318 which drives counter 319. Counter 319 
can allow selection of subsequent rows that follow the 
current row. Similarly, columns can be selected and accessed 
by latches 322, counter 324, decoder 326 and column signal 
Each of the decoder counters can be preset to start and 
stop at any value that has been loaded into the chip via the 
8-bit data bus 330. Therefore, as described above, selection 
of a row commands pixels in that row to be transferred to the 
4s appropriate row decoding elements, e.g., capacitors. Prefer- 
ably there is one capacitor associated with each column. 
This provides for the sequential readout of rows using the 
column. The capacitors are preferably included within the 
column signal conditioner 328. Column decoders 326 also 
SO allow selection of only a certain column to be read. There are 
two parts of each column selection: where to start reading, 
and where to stop reading. Preferably the operation is carried 
out using counters and registers. A binary up-counter within 
the decoder 326 is preset to the start value. Apreset number 
ss of rows is used by loading the 2’s compliment. The up 
counter then counts up until an overflow. 
An alternate loading command is provided using the 
DEFAULT LOAD input line 332. Activation of this line 
forces all counters to a readout window of 128x128. 
A programmable integration time is set by adjusting the 
delay between the end of one frame and the beginning of the 
next. This parameter is set by loading a 32-bit latch via the 
input data bus 330. A 32-bit counter operates from one- 
fourth the clock input frequency and is preset at each frame 
65 from the latch. The counter can hence provide vary large 
integration delays. The input clock can be any frequency up 
to about 10 MHZ. The pixel readout rate is tied to one-fourth 
40 conditioning 328. 
60 
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the clock rate. Thus, frame rate is determined by the clock 
frequency, the window settings, and the delay integration 
time. The integration time is therefore equal to the delay 
time and the readout time for a 2.5 MHZ clock. The 
maximum delay time is 232/2.5 MHZ, or around 28 minutes. 
These values therefore easily allow obtaining a 30 Hz frame. 
The timing and control circuit controls the phase genera- 
tion to generate the sequences for accessing the rows. The 
sequences must occur in a specified order. However, differ- 
ent sequences are used for different modes of operation. The 
system is selectable between the photodiode mode of opera- 
tion and the photogate mode of operation. The timing 
diagrams for the two gates are respectively shown in FIGS. 
4a and 4b. FIG. 4a shows an operation to operate in the 
photogate mode and FIG. 4b shows operating in the photo- 
diode mode. These different timing diagrams show that 
different column operations are possible. Conceptually this 
is done as follows. Column fixed pattern noise is based on 
differences in source follower thresholds between the dif- 
ferent transistors. For example, if the base bias on a tran- 
sistor is V1, the output is V1 plus the threshold. 
The column signal conditioning circuitry contains a 
double-delta sampling fixed pattern noise (“FPN’) suppres- 
sion stage that reduces FPN to below 0.2% sat with a random 
distribution. Since the APS is formed of a logic family that 
is compatible with CMOS, e.g., NMOS, the circuitry can be 
formed of CMOS. This allows power dissipation in the 
timing and control digital circuitry to be minimized and to 
scale with clock rate. 
An active pixel sensor includes both a photodetector and 
the readout amplifier integrated within the same substrate as 
the light collecting device, e.g., the photodiode. The readout 
amplifier is preferably within and/or associated with a pixel. 
Afirst embodiment of the present invention is a 128x128 
CMOS photodiode type active pixel sensor that includes on 
chip timing, control and signal train electronics. A more 
detailed drawing of the chip is shown in FIG. 5 .  Asynchro- 
nous digital signals are converted by this chip to VS and VR 
analog outputs which are used to run the chip. 
Pixel portion 500 includes a photodiode 502 which stores 
incident photons under photogate 504. The photons are 
integrated as electrons within the photogate well. The output 
is buffered by follower 508. 
The rows are arranged into an array. A particular row is 
selected by the row transistor 514. This allows the informa- 
tion from within the selected pixel 500 to be passed to the 
column decoder circuitry. Reset transistor 530 is connected 
to a sink 532. Reset transistor is biased to a low potential 
level to allow all charge to bleed to sink 532, and hence hold 
the stored charge in reset. The system is removed from reset 
by biasing the gate to a level as shown. This level is less than 
a highest possible potential to thereby allow charge which 
accumulates above that level to pass to sink 532. Hence, the 
charge cannot overflow in an undesired way. This suppresses 
the blooming effect. 
The depicted photogate system is driven according to the 
readout sequence shown in FIG. 6. A row is selected by 
activating row selecting transistor 514. The cycle begins by 
sampling the signal present on each column pixel in that 
row. Sampling is initiated by biasing transistor 526 to place 
the signal from each column pixel in the row onto the 
holding capacitor 510. 
After the current pixel value has been transferred to the 
capacitor 510, the pixel in the row is reset by biasing reset 
transistor to a low level, to photodiode 502 to the preset 
voltage sink 532. 
Correlated double sampling is effected by sampling the 
reset value, as a reset level, onto the holding capacitor 512. 
This is done by activating the reset transistor 516. 
6 
The voltage value of the reset branch of the column circuit 
is given by 
v c o l ~ ~ ~ ~ ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ l ~  
5 Where a is the gain of the pixel source follower 508, fl is the 
gain of the column source follower 526, and Vpdr is the 
voltage on the photodiode after reset, Vp, is the threshold 
voltage of the pixel source follower and channel transistor, 
and Vtcolr is the threshold voltage of the column source 
follower p-channel transistor. 
Using similar reasoning, the output voltage of the signal 
branch of the column circuit is 
10 
v c o l ~ S ~ ~ ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ v ~ ~ ~ l ~ ~  
15 
where Vpds is the voltage on the photodiode with the signal 
charge present and Vtcols is the threshold voltage of the 
column source-follower p-channel transistor. 
The inventors have found experimentally that the peak- 
20 to-peak variation Vtcolr-Vtcols is typically between 10 and 
20 millivolts. This, however, is a source of column to 
column fixed pattern noise. The inventors herein suggest a 
double delta sampling technique to eliminate this column to 
column noise. The present approach represents an improved 
zs version of the previously-described double delta sampling 
circuitry. The operation proceeds as follows. A column is 
first selected. After a settling time equivalent to half of the 
column selection period, a special double delta sampling 
technique is performed to remove the column fixed pattern 
30 noise. Therefore, the varying thresholds on the different 
transistors cause varying outputs. According to this aspect, 
the threshold outputs of these transistors are equalized using 
a capacitor to equalize the charge. The capacitor is applied 
with the charge before and after the voltage change. 
35 Therefore, the output of the capacitor represents the differ- 
ence between before and after, and the fixed pattern noise 
component drops out of the equation. 
This system uses a DDS switch 520 and first and second 
column select switches 522, 524 to short across the respec- 
40 tive capacitors. All three switches are turned on to short 
across the two sample and hold capacitors 510. This clamp 
operation is shown in line 8 of FIG. 6. 
Prior to the DDS operation, the reset and signal column 
components, V c o l R  and VcolLS include their signal val- 
45 ues plus a source follower voltage threshold component 
from the appropriate source follower. The object of the 
special following circuit of the present invention is to 
remove that source follower threshold component. The 
operation proceeds as follows. Prior to the beginning of 
SO some operation, the capacitors are precharged through 
clamp transistors to a clamp voltage Vel. This is maintained 
by turning on clamp transistors 550 and 552 to connect the 
appropriate capacitors to the voltage Vel. The clamp opera- 
tion is shown on line 8 of FIG. 6. Immediately after the 
ss clamp is released, the DDS transistors 520,522 and 524 are 
turned on. This has the effect of shorting across the capaci- 
tors 510 and 512. When the transistors are shorted, the 
voltage that is applied to the output drivers 554,556 includes 
only the voltage threshold component. The differential 
60 amplification of the voltage render the output voltage free of 
the voltage threshold component. Mathematically, prior to 
clamp being deactivated, the output signals are: 
I/R_OUT-y( V,, Vzr) 
and 65 
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where y is the gain of the third stage source-follower, V,, is 
the clamp voltage, and V, and V, are the threshold voltages 
of the third stage source-follower n-channel transistors, reset 
and signal branch respectively. Deactivation of the clamp 
circuit and simultaneous activation of the DDS switch 
causes several changes. The voltages in the two column 
branch sampling circuits equalize becoming: 
v=~=v=,=a[vpd~-v*p:,,+v~~-~p,,yz 
This in turn causes a change in V c o l S  and Vcol-R to: 
v c o 1 L ~ ’ ~ ~ ~ a ~ v ~ ~ ~ 1 / , ~ ~ ~ v p d ~ ~ v ~ p ~ ~ ~ 2 ~ 1 / , ~ ~ ~ ~ ~  
and 
v c O I L ~ ’ ~ ~ ~ a ~ v ~ ~ ~ v ~ p ~ ~ v p d ~ ~ v ~ p ~ ~ ~ z ~ v ~ ~ ~ ~ ~ ~  
Consequently, the voltage outputs change to: 
I/R_OUT-y( V,, Vco1R’- V c o l R -  Vzr) 
and 
VS_OUT-y( Vel- Vco1S’- VcolLS-V,) 
We note 
vcolLS’-vcolLS=~{a[ vp,-v,,yz: 
and 
Vc0lR’- VcolLR=fi{ a[ Vdr- VPdJZ} 
When the outputs are differentially amplified off-chip, the 
common clamp voltage Vcl is removed, leaving only the 
difference between signal and reset. The net differential 
output voltage is given by: 
I/R_OUT-VS_OUT=C$~( Vpdr-Vpds=Vconsr) 
FIG. 7 shows the layout of the pixel for 128x128 array 
size device. This system formed a 19.2 micron pixel size 
using 1.2 pm n-well CMOS. The maximum clock rate is 10 
MHZ, the maximum pixel rate is 2.5 MHZ and maximum 
integration delay is 1 . 6 ~ 1 0 ~  clock periods. 
A second embodiment uses similar design techniques to 
produce a 256x256 array size. This embodiment also uses a 
pixel with a photogate imaging element along with four 
transistors to perform the functions of readout, selection, and 
reset. Readout is preferably achieved using a column parallel 
architecture which is multiplexed one row at a time and then 
one column at a time through an on-chip amplifierbuffer. An 
important part of this embodiment, like the first 
embodiment, is the use of a chip common logic elements to 
control row and address decoders and delay counters. 
This embodiment allows use in three modes of operation: 
Photogate mode, photodiode mode and differencing mode. 
The photogate mode is the standard mode for this chip. The 
photodiode mode alters the readout timing to be similar to 
that for photodiode operation. The differencing mode alters 
the readout timing in such a way that the value of each pixel 
output is the difference between the current frame and the 
previous frame. The chip inputs that are required are a single 
+5 V power supply, start command, and parallel data load 
commands for defining integration time and windowing 
parameters. The output has two differential analog channels. 
The second embodiment uses the block diagram of the 
chip architecture shown in FIG. 8. The analog outputs of 
VS-OUT (signal) and VR-OUT (reset), and digital outputs 
8 
of FRAME and READ. The inputs to the chip are asynchro- 
nous digital signals. The chip includes addressing circuitry 
allowing readout of any area of interest within the 256x256 
array. The decoder includes counters that are preset to start 
5 and stop at any value that has been loaded into the chip via 
the 8-bit data bus. An alternate loading command is provided 
using the DEFAULT input line. Activation of this line forces 
all counters to a readout window of 256x256. 
A programmable integration time is set by adjusting the 
delay between the end of one frame and the beginning of the 
next. This parameter is set by loading a 32-bit latch via the 
input data bus. A32-bit counter operates from one-fourth the 
clock input frequency and is preset at each frame from the 
latch. This counter allows forming very large integration 
delays. The input clock can be any frequency up to about 10 
MHZ. The pixel readout rate is tied to one fourth the clock 
rate. Thus, frame rate is determined by the clock frequency, 
the window settings, and the delay integration time. A30 HZ 
frame rate can be achieved without difficulty. 
The chip is idle when the RUN command is deactivated. 
20 This is the recommended time for setting the operating 
parameters. However, these parameters can be set at any 
time because of the asynchronous nature of operation. When 
RUN is activated, the chip begins continuous readout of 
frames based on the parameters loaded in the control reg- 
zs isters. When RUN is deactivated, the frame in progress runs 
to completion and then stops. 
The 256x256 CMOS APS uses a system having a similar 
block diagram to those described previously. The pixel unit 
cell has a photogate (PG), a source-follower input transistor, 
30 a row selection transistor and a reset transistor. A load 
transistor VLN and two output branches to store the reset 
and signal levels are located at the bottom of each column 
of pixels. Each branch has a sample and hold capacitor (CS 
or CR) with a sampling switch (SHS or SHR) and a 
35 source-follower with a column-selection switch (COL). The 
reset and signal levels are read out differentially, allowing 
correlated double sampling to suppress l if  noise and fixed 
pattern noise (not kTC noise) from the pixel. 
A double delta sampling (DDS) circuit shorts the sampled 
40 signals during the readout cycle reducing column fixed 
pattern noise. These readout circuits are common to an entire 
column of pixels. The load transistors of the second set of 
source followers (VLP) and the subsequent clamp circuits 
and output source followers are common to the entire array. 
45 After a row has been selected, each pixel is reset (RESET) 
and the reset value is sampled (SHR) onto the holding 
capacitor CR. Next, the charge under each photogate in the 
row is transferred to the floating diffusion (FD). This is 
followed by sampling this level (SHS) onto holding capaci- 
SO tor CS. These signals are then placed on the output data bus 
by the column select circuitry. In the Photodiode mode this 
process, is reversed; first the charge under the photogate is 
read out and then the reset level is sampled. This non- 
correlated double sampling mode would be primarily used 
In the differencing mode, the capacitors CS and CR are 
used to store the signal from the previous frame and the 
current frame. This is achieved by altering the timing in the 
following way: Rather than starting with a reset operation, 
60 the signal on the floating diffusion is read out to one of the 
sample and hold capacitors. This represents the previous 
pixel value. The reset is then performed followed by a 
normal read operation. This value is then stored on the other 
sample and hold capacitor. The difference between these two 
A simplified expression for the output of the reset branch 
10 
ss with a photodiode, i.e., non active pixel sensor, pixel. 
65 signals is now the frame to frame difference. 
of the column circuit is given by: 
534 1,126 
10 
node (e.g. 3 V) and the minimum voltage allowed on the 
9 
VcolR-f i{  a[ w- v*p& v,,,,,} 
pixel source follower gate (e.g. threshold voltage of approx. 
75,000 electrons. This can be increased by operating at a of the column source-follower, Vr is the voltage on the 
floating diffusion after reset, V, is the threshold voltage of 5 larger supply voltage, gaining about 47,000 e- per supply 
the pixel source-follower n-channel transistor, and Vtcolr is volt. the threshold voltage of the column source-follower 
p-channel transistor. Similarly, the output voltage of the Dark arrent was measured at less than 500 pAicm2. 
signal branch of the column circuit is given by: Conversion gain @Vie-) was obtained per pixel by plot- 
ting the variance in pixel output as a function of mean signal 
lo for flat field exposure. The fixed pattern noise arising from 
dispersion in conversion gain was under 1%- similar to the 
value found in CCDs and consistent with the well-controlled 
gain of a source-follower buffer, 
of the detector was measured 
using a CVI % m monochromator and a tungstenihalogen 
light source, calibrated using a photodiode traceable to NIST 
standards, 
where a is the gain Of the pixel source-fo11ower, fl is the gain 0.8 volts), This corresponds to a full well of approximately 
vcOIL~-fi{~[~-v*p*l-v*~~,~} 
where v, is the voltage on the floating diffusion with the 
signal charge present and Vtcols is the threshold voltage of 
the column source-follower p-channel transistor. 
the Peak to Peak variation in Vtcoir-Vtcois is 
typically 10-20 mV. It is desirable to remove this Source of 
column-to-column fixed pattern noise FPN. JPL has previ- 
ously developed a double delta sampling (DDS) technique to What is claimed is: 
eliminate the column-to-column FPN. This approach repre- 1, A camera on a chip, comprising: 
sented an improved version of the DDS circuitry. Sequential 2o 
readout of each column is as follows. First a column is a substrate, including an array of pixel areas, and at least 
selected. After a settling time equivalent to one-half the one control area integrated on the same substrate; 
column selection period, the DDS is performed to remove said pixel areas comprising a plurality of light collecting 
column fixed pattern noise. In this operation, a DDS switch elements which each receive light and store an elec- 
and two column selection switches on either side are used to 25 tronic information in an amount indicative of an 
short the two sample and hold capacitors CS and CR. Prior amount of light received during an integration period; 
to the DDS operation the reset and signal outputs (Vcol-R 
and VCOLLS) contain their respective signal values plus a 
source follower voltage threshold component. The DDS 
switch is activated immediately after CLAMP is turned off. 30 
The is a difference voltage coupled to the output 
drivers (VRLOUT and VSLOUT) that is free of the voltage 
threshold component. 
This chip uses a similar pixel cell to that shown in FIG. 
5 .  FIG. 9 shows the layout of the pixel cell. PG and RESET 35 
are routed horizontally in polysilicon while the pixel output 
is routed vertically in metall. Metal2 was routed within the 
pixel for row selection. Metal2 was also used as a light 
shield and covers most of the active area outside of the pixel 
array. The designed fill factor of the pixel is approximately 40 
21%. 
According to another feature, a logo can be formed on the 
acquired image by using a light blocking metal light shield. 
The light shield is formed to cover certain pixels in the shape 
of the logo to be applied. This blocks out those underlying 45 
pixels in the array, thereby forming a logo in the shape of the 
blocked pixels. 
The output saturation level of the sensor is 800 mv when 
operated from a 5 V supply. Saturation is determined by the 
The quantum 
said control area including: 
a timing element; 
a readout 
wherein circuitry in said control area are formed of 
CMOS, and said pixel area is formed of a logic family 
that is compatible with CMOS. 
2. An imaging system on a single substrate, ComPrising: 
a substrate, including an array of pixel areas, and at least 
one control area integrated on the same substrate; 
said pixel comprising a plurality of light collecting 
elements which each receive light and store an elec- 
tronic information in an amount indicative of an 
amount of light received during an integration period; 
said control area including: 
a timing 
wherein circuitry in said control area are formed of 
CMOS, and said Pixel area is formed of a logic family 
that is compatible with CMOS; and 
a latch element, storing values to be used in said timing 
element. 
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